SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 //d2pyicwmjx3wii.cloudfront.net/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" [email protected]
61289a1088b85158894176fa Counter Shift Registers 8-bit parallel-out serial shift registers 14-TSSOP -40 to 125 //d2pyicwmjx3wii.cloudfront.net/s/59c9e4669bd3e7c70c5f5e6c/61289a1088b85158894176fc/webp/tssop14.png

SN74HCS264/SN74HCS264-Q1 Shift Registers

Texas Instruments SN74HCS264/SN74HCS264-Q1 8-Bit Parallel-Out Shift Registers contains an 8-bit shift register with AND-gated serial inputs and an asynchronous clear (CLR) input. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. All inputs include Schmitt-trigger architecture, adding noise margin and eliminating any input transition rate requirement. Clocking occurs on the low-to-high-level transition of CLK. Upon a clock trigger, the device will store the result of the (A ● B) input data line in the first register and propagate each register’s data to the next register. The outputs are inverted from the data stored. The Texas Instruments SN74HCS264-Q1 devices are AEC-Q100 qualified for automotive applications.

 TT-MU-595-SN74HCS264PWR
in stock INR 76.56
Texas Instruments
1 1
Counter Shift Registers 8-bit parallel-out serial shift registers 14-TSSOP -40 to 125

Counter Shift Registers 8-bit parallel-out serial shift registers 14-TSSOP -40 to 125

Sku: TT-MU-595-SN74HCS264PWR
Be the first to review this product
₹76.56
Add to Cart Buy Now
Sold By: tenettech
Features
  • Shipping in 10-12 Working Days

Description of product

SN74HCS264/SN74HCS264-Q1 Shift Registers

Texas Instruments SN74HCS264/SN74HCS264-Q1 8-Bit Parallel-Out Shift Registers contains an 8-bit shift register with AND-gated serial inputs and an asynchronous clear (CLR) input. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. All inputs include Schmitt-trigger architecture, adding noise margin and eliminating any input transition rate requirement. Clocking occurs on the low-to-high-level transition of CLK. Upon a clock trigger, the device will store the result of the (A ● B) input data line in the first register and propagate each register’s data to the next register. The outputs are inverted from the data stored. The Texas Instruments SN74HCS264-Q1 devices are AEC-Q100 qualified for automotive applications.

Related products