SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 https://cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" info@tenettech.com
61289a30ccc1a258c3b7312a Counter Shift Registers 8-bit serial-in/parallel-out shift register 16-TSSOP -40 to 125 https://cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/61289a30ccc1a258c3b7312c/webp/tssop-16_spl.png

SN74HCS596/SN74HCS596-Q1 8-Bit Shift Register

Texas Instruments SN74HCS596/SN74HCS596-Q1 8-Bit Serial-In/Parallel-Out Shift Register contains an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. All inputs include Schmitt-triggers, which eliminates any erroneous data outputs due to slow-edged or noisy input signals. The storage register has parallel open-drain outputs. Separate clocks are provided for both the shift and the storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output (QH’) for cascading. When the output-enable (OE) input is high, the outputs are in a high-impedance state. The internal register data on the Texas Instruments SN74HCS596/SN74HCS596-Q1 is not impacted by the operation of the OE input. The SN74HCS596-Q1 devices are AEC-Q100 qualified for automotive applications.

TT-MU-595-SN74HCS596PWR
in stock INR 72.6
Texas Instruments
1 1

Counter Shift Registers 8-bit serial-in/parallel-out shift register 16-TSSOP -40 to 125

Sku: TT-MU-595-SN74HCS596PWR
₹72.6


Sold By: tenettech
Features
  • Shipping in 10-12 Working Days

Description of product

SN74HCS596/SN74HCS596-Q1 8-Bit Shift Register

Texas Instruments SN74HCS596/SN74HCS596-Q1 8-Bit Serial-In/Parallel-Out Shift Register contains an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. All inputs include Schmitt-triggers, which eliminates any erroneous data outputs due to slow-edged or noisy input signals. The storage register has parallel open-drain outputs. Separate clocks are provided for both the shift and the storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output (QH’) for cascading. When the output-enable (OE) input is high, the outputs are in a high-impedance state. The internal register data on the Texas Instruments SN74HCS596/SN74HCS596-Q1 is not impacted by the operation of the OE input. The SN74HCS596-Q1 devices are AEC-Q100 qualified for automotive applications.