SHOP FOR
https://www.tenettech.com
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 https://cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" info@tenettech.com
5b9224b7bb9d9225a9d91395 TR5-F40W https://cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.products/5b9224b7bb9d9225a9d91395/images/5b9224b7bb9d9225a9d91396/5b92242e2905de25e4c3dceb/webp/5b92242e2905de25e4c3dceb.jpg

Description

The Terasic TR5-F40W Stratix V GX FPGA Development Kit provides the ideal hardware platform for developing high-performance and high-bandwidth application. With a standard-height, half-length form-factor package, the TR5-F40W is designed for the most demanding high-end applications, empowered with the top-of-the-line Altera Stratix V GX, delivering the best system-level integration and flexibility in the industry. 

The TR5-F40W Board

Altera Stratix® V GX FPGA (5SGXEA3K2F40C3)

  • On-Board USB Blaster II or JTAG header for FPGA programming
  • Fast passive parallel (FPPx32) configuration via MAX II CPLD and flash memory

General user input / output:

  • 4 LEDs
  • 1 LED Array
  • 4 push-buttons
  • 4 slide switches

On-Board Clock

  • 50MHz Oscillator
  • Programmable oscillators Si570 and CDCM61004

Memory

  • SSRAM
  • FLASH

Communication Ports

  • Four SFP+ connectors
  • One SATA host port
  • One SATA device port
  • PCI Express (PCIe) x8 edge connector
  • One RS422 transceiver with RJ45 connector
  • One HSMC Connector (voltage levels: 2.5/1.8/1.5V)

System Monitor and Control

  • Temperature sensor
  • Fan control

Power

  • PCI Express 6-pin power connector, 12V DC Input
  • PCI Express edge connector power

Mechanical Specification

  • PCI Express standard height and half-length
TT-TS-002
in stock INR 449730
FPGA
1 1
XYZ Blog title
ABC Blog title here
TR5-F40W

Description of product

Description

The Terasic TR5-F40W Stratix V GX FPGA Development Kit provides the ideal hardware platform for developing high-performance and high-bandwidth application. With a standard-height, half-length form-factor package, the TR5-F40W is designed for the most demanding high-end applications, empowered with the top-of-the-line Altera Stratix V GX, delivering the best system-level integration and flexibility in the industry. 

The TR5-F40W Board

Altera Stratix® V GX FPGA (5SGXEA3K2F40C3)

  • On-Board USB Blaster II or JTAG header for FPGA programming
  • Fast passive parallel (FPPx32) configuration via MAX II CPLD and flash memory

General user input / output:

  • 4 LEDs
  • 1 LED Array
  • 4 push-buttons
  • 4 slide switches

On-Board Clock

  • 50MHz Oscillator
  • Programmable oscillators Si570 and CDCM61004

Memory

  • SSRAM
  • FLASH

Communication Ports

  • Four SFP+ connectors
  • One SATA host port
  • One SATA device port
  • PCI Express (PCIe) x8 edge connector
  • One RS422 transceiver with RJ45 connector
  • One HSMC Connector (voltage levels: 2.5/1.8/1.5V)

System Monitor and Control

  • Temperature sensor
  • Fan control

Power

  • PCI Express 6-pin power connector, 12V DC Input
  • PCI Express edge connector power

Mechanical Specification

  • PCI Express standard height and half-length