TR10a-HL Arria 10 FPGA Development Kit
SHOP FOR
https://www.tenettech.com
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 https://cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" info@tenettech.com
5b923e472905de25e4c487c4 TR10a-HL Arria 10 FPGA Development Kit https://cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.products/5b923e472905de25e4c487c4/images/5b923e472905de25e4c487c5/5b923db3d9b3437fe7e03d47/webp/5b923db3d9b3437fe7e03d47.jpg

Description

The Terasic TR10a-HL Arria 10 GX FPGA Development Kit provides the ideal hardware solution for designs that demand high capacity and bandwidth memory interfacing, ultra-low latency communication, and power efficiency. With a full-height, 1/2-length form-factor package, the TR10a-HL is designed for the most demanding high-end applications, empowered with the top-of-the-line Altera Arria 10 GX, delivering the best system-level integration and flexibility in the industry. 

FPGA

  • Altera Arria 10 GX FPGA (10AX115N2F45E1SG)

 

FPGA Configuration

  • On-Board USB Blaster II or JTAG header for FPGA programming
  • Fast passive parallel (FPPx32) configuration via MAX II CPLD and flash memory

Memory

  • 256MB FLASH
  • 6 Independent 550 MHz QDRII+SRAMs, 18-bits data bus and 72Mbit for each ( * )

 

Communication and Expansion

  • Four QSFP+ connectors
  • PCI Express (PCIe) x8 edge connector (includes Windows PCIe drivers)
  • One 2x5 RS422 expansion header
  • One 2x4 GPIO expansion header

Others

  • General user input / output:
    • 4 LEDs
    • 1 Bracket LED Array
    • 4 push-buttons
    • 2 DIP switches
  • On-Board Clock
    • 50MHz Oscillator
    • Programmable Clock Generator
  • System Monitor and Control
    • Temperature sensor
    • Power Monitor
    • Fan control
  • Power
    • PCI Express 6-pin power connector, 12V DC Input
    • PCI Express edge connector power
  • Mechanical Specification
    • PCI Express standard height and 1/2-length

 

Block Diagram

TT-TS-017
in stock INR 629280
FPGA
1 1
XYZ Blog title
ABC Blog title here
TR10a-HL Arria 10 FPGA Development Kit

Description of product

Description

The Terasic TR10a-HL Arria 10 GX FPGA Development Kit provides the ideal hardware solution for designs that demand high capacity and bandwidth memory interfacing, ultra-low latency communication, and power efficiency. With a full-height, 1/2-length form-factor package, the TR10a-HL is designed for the most demanding high-end applications, empowered with the top-of-the-line Altera Arria 10 GX, delivering the best system-level integration and flexibility in the industry. 

FPGA

  • Altera Arria 10 GX FPGA (10AX115N2F45E1SG)

 

FPGA Configuration

  • On-Board USB Blaster II or JTAG header for FPGA programming
  • Fast passive parallel (FPPx32) configuration via MAX II CPLD and flash memory

Memory

  • 256MB FLASH
  • 6 Independent 550 MHz QDRII+SRAMs, 18-bits data bus and 72Mbit for each ( * )

 

Communication and Expansion

  • Four QSFP+ connectors
  • PCI Express (PCIe) x8 edge connector (includes Windows PCIe drivers)
  • One 2x5 RS422 expansion header
  • One 2x4 GPIO expansion header

Others

  • General user input / output:
    • 4 LEDs
    • 1 Bracket LED Array
    • 4 push-buttons
    • 2 DIP switches
  • On-Board Clock
    • 50MHz Oscillator
    • Programmable Clock Generator
  • System Monitor and Control
    • Temperature sensor
    • Power Monitor
    • Fan control
  • Power
    • PCI Express 6-pin power connector, 12V DC Input
    • PCI Express edge connector power
  • Mechanical Specification
    • PCI Express standard height and 1/2-length

 

Block Diagram