SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" info@tenettech.com
6017c18bca4e9d966960d92e 74HC165 - [SMD] SOIC16 - 8-bit Serial Shift Register (parallel in) //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/6017c18bca4e9d966960d930/webp/sop-14-ic-smd.jpg

74HC165 - SMD SOIC16 - 8-bit Serial Shift Register

Features
  • 8-Bit Shift Register which Shifts Data from Qa to Qh when Clocked
  • Complementary Outputs
  • Large Quantity Discounts
  • Clock Frequency up to 35MHz
  • Standard TTL Switching Voltages
General Description
The MM74HC165 high speed PARALLEL-IN/SERIAL-OUT SHIFT REGISTER utilizes advanced silicon-gate CMOS technology. It has the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads. This 8-bit serial shift register shifts data from QA to QH when clocked. Parallel inputs to each stage are enabled by a low level at the SHIFT/LOAD input. Also included is a gated CLOCK input and a complementary output from the eighth bit.

Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a CLOCK INHIBIT function. Holding either of the CLOCK inputs high inhibits clocking, and holding either CLOCK input low with the SHIFT/LOAD input high enables the other CLOCK input. Data transfer occurs on the positive going edge of the clock. Parallel loading is inhibited as long as the SHIFT/LOAD input is HIGH. When taken LOW, data at the parallel inputs is loaded directly into the register independent of the state of the clock.

The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground..
 
*Image shown is a representation only.

 

TT-ECK-3587
in stock INR 18.88
ELECTRON COMPONENT
1 1

74HC165 - [SMD] SOIC16 - 8-bit Serial Shift Register (parallel in)

Sku: TT-ECK-3587
₹18.88


Sold By: tenettech
Features
  • Shipping in 10-12 Working days

Description of product

74HC165 - SMD SOIC16 - 8-bit Serial Shift Register

Features
  • 8-Bit Shift Register which Shifts Data from Qa to Qh when Clocked
  • Complementary Outputs
  • Large Quantity Discounts
  • Clock Frequency up to 35MHz
  • Standard TTL Switching Voltages
General Description
The MM74HC165 high speed PARALLEL-IN/SERIAL-OUT SHIFT REGISTER utilizes advanced silicon-gate CMOS technology. It has the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads. This 8-bit serial shift register shifts data from QA to QH when clocked. Parallel inputs to each stage are enabled by a low level at the SHIFT/LOAD input. Also included is a gated CLOCK input and a complementary output from the eighth bit.

Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a CLOCK INHIBIT function. Holding either of the CLOCK inputs high inhibits clocking, and holding either CLOCK input low with the SHIFT/LOAD input high enables the other CLOCK input. Data transfer occurs on the positive going edge of the clock. Parallel loading is inhibited as long as the SHIFT/LOAD input is HIGH. When taken LOW, data at the parallel inputs is loaded directly into the register independent of the state of the clock.

The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground..
 
*Image shown is a representation only.