SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" info@tenettech.com
6080082cb109b10dff0cb591 LVDS Interface IC Dual-channel MIPI DSI to embedded DisplayPort (eDP ) bridge 64-NFBGA -40 to 85 //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/6080082cb109b10dff0cb593/webp/bga64.png

SN65DSI86/SN65DSI86-Q1 DSI to eDP Bridge

Texas Instruments SN65DSI86/SN65DSI86-Q1 DSI to embedded DisplayPort (eDP) Bridge features a dual-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1.5Gbps per lane and a maximum input bandwidth of 12Gbps. The bridge decodes MIPI DSI 18bpp RGB666 and 24bpp RGB888 packets. The device also converts the formatted video data-stream to a DisplayPort with up to four lanes at either 1.62Gbps, 2.16Gbps, 2.43Gbps, 2.7Gbps, 3.24Gbps, 4.32Gbps, or 5.4Gbps. The SN65DSI86/SN65DSI86-Q1 is well suited for WQXGA (2560 × 1600) at 60 frames per second, as well as 3D Graphics at 4K and true HD (1920 × 1080) resolutions at an equivalent 120fps with up to 24bpp. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and DisplayPort interfaces. The Texas Instruments SN65DSI86-Q1 devices are AEC-Q100 qualified for automotive applications.

TT-MU-595-SN65DSI86ZXHR
in stockINR 1698.40704
Texas Instruments
1 1
LVDS Interface IC Dual-channel MIPI DSI to embedded DisplayPort (eDP ) bridge 64-NFBGA -40 to 85

LVDS Interface IC Dual-channel MIPI DSI to embedded DisplayPort (eDP ) bridge 64-NFBGA -40 to 85

Sku: TT-MU-595-SN65DSI86ZXHR
₹1,698.41


Sold By: tenettech
Features
  • Shipping in 10-12 Working Days

Description of product

SN65DSI86/SN65DSI86-Q1 DSI to eDP Bridge

Texas Instruments SN65DSI86/SN65DSI86-Q1 DSI to embedded DisplayPort (eDP) Bridge features a dual-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1.5Gbps per lane and a maximum input bandwidth of 12Gbps. The bridge decodes MIPI DSI 18bpp RGB666 and 24bpp RGB888 packets. The device also converts the formatted video data-stream to a DisplayPort with up to four lanes at either 1.62Gbps, 2.16Gbps, 2.43Gbps, 2.7Gbps, 3.24Gbps, 4.32Gbps, or 5.4Gbps. The SN65DSI86/SN65DSI86-Q1 is well suited for WQXGA (2560 × 1600) at 60 frames per second, as well as 3D Graphics at 4K and true HD (1920 × 1080) resolutions at an equivalent 120fps with up to 24bpp. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and DisplayPort interfaces. The Texas Instruments SN65DSI86-Q1 devices are AEC-Q100 qualified for automotive applications.