SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 https://cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" info@tenettech.com
612899fb88b8515889417145 Counter Shift Registers 8-bit serial-in/parallel-out shift register 14-SOIC -40 to 125 https://cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/612899fb88b8515889417147/webp/itp_ti_soic-16_d_t.png

SN74HCS164/SN74HCS164-Q1 8-Bit Shift Register

Texas Instruments SN74HCS164/SN74HCS164-Q1 8-Bit Serial-In/Parallel-Out Shift Register contains an 8-bit shift register with AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum set-up time requirements are met. The clocking on the SN74HCS164/SN74HCS164-Q1 occurs on the low-to-high-level transition of CLK. All inputs include Schmitt-triggers, eliminating any erroneous data outputs due to slow-edged or noisy input signals. The Texas Instruments SN74HCS164-Q1 devices are AEC-Q100 qualified for automotive applications.

TT-MU-595-SN74HCS164DR
in stock INR 60.5
Texas Instruments
1 1

Counter Shift Registers 8-bit serial-in/parallel-out shift register 14-SOIC -40 to 125

Sku: TT-MU-595-SN74HCS164DR
₹60.5


Sold By: tenettech
Features
  • Shipping in 10-12 Working Days

Description of product

SN74HCS164/SN74HCS164-Q1 8-Bit Shift Register

Texas Instruments SN74HCS164/SN74HCS164-Q1 8-Bit Serial-In/Parallel-Out Shift Register contains an 8-bit shift register with AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum set-up time requirements are met. The clocking on the SN74HCS164/SN74HCS164-Q1 occurs on the low-to-high-level transition of CLK. All inputs include Schmitt-triggers, eliminating any erroneous data outputs due to slow-edged or noisy input signals. The Texas Instruments SN74HCS164-Q1 devices are AEC-Q100 qualified for automotive applications.