SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" info@tenettech.com
608008310d9cd47a72790c47 Interface - Signal Buffers, Repeaters 2-bit bidirectional 2.3- to 5.5-V hot swappable 400-kHz I2C/SMBus buffer with Stuck Bus Recovery 8-VSSOP -40 to 125 //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/608008310d9cd47a72790c49/webp/itp_ti_vssop-8_dgk_t.png

TCA4307 Hot-Swappable I2C Bus Buffer

Texas Instruments TCA4307 Hot-Swappable I2C Bus Buffer supports I/O card insertion into a live backplane without the corruption of the data and clock lines. Control circuitry prevents the backplane-side I2C lines (in) from being connected to the card-side I2C lines (out) until a stop command or bus idle condition occurs on the backplane without bus contention on the card. When the connection is made, this device provides bidirectional buffering, keeping the backplane and card capacitances isolated. During insertion, the SDA and SCL lines are pre-charged to 1V to minimize the current required to charge the parasitic capacitance of the device.

TT-MU-595-TCA4307DGKR
in stockINR 502.89712
Texas Instruments
1 1
Interface - Signal Buffers, Repeaters 2-bit bidirectional 2.3- to 5.5-V hot swappable 400-kHz I2C/SMBus buffer with Stuck Bus Recovery 8-VSSOP -40 to 125

Interface - Signal Buffers, Repeaters 2-bit bidirectional 2.3- to 5.5-V hot swappable 400-kHz I2C/SMBus buffer with Stuck Bus Recovery 8-VSSOP -40 to 125

Sku: TT-MU-595-TCA4307DGKR
₹502.9


Sold By: tenettech
Features
  • Shipping in 10-12 Working Days

Description of product

TCA4307 Hot-Swappable I2C Bus Buffer

Texas Instruments TCA4307 Hot-Swappable I2C Bus Buffer supports I/O card insertion into a live backplane without the corruption of the data and clock lines. Control circuitry prevents the backplane-side I2C lines (in) from being connected to the card-side I2C lines (out) until a stop command or bus idle condition occurs on the backplane without bus contention on the card. When the connection is made, this device provides bidirectional buffering, keeping the backplane and card capacitances isolated. During insertion, the SDA and SCL lines are pre-charged to 1V to minimize the current required to charge the parasitic capacitance of the device.