SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" info@tenettech.com
6017c1a1d205c76307ca4712 74HC4514 - 4-to-16 line Decoder/Demultiplexer //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/6087cb04d04d8275e41e56eb/webp/ic-chips-ec.jpg

74HC4514 4 to 16 line Decoder / Demultiplexer with input Latches

Features / Specification
  • Non-inverting outputs
  • Output capability: standard
  • ICC category: MSI
  • Typical propagation delay: 18 ns
  • Low quiescent power: 80 µA maximum (74HC Series)
  • Low input current: 1 µA maximum
  • Fanout of 10 LS-TTL loads (74HC Series)
General Description
The 74HC/HCT4514 are high-speed Si-gate CMOS devices and are pin compatible with “4514” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A.
 
The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs (A0 to A3), with latches, a latch enable input (LE), and an active LOW enable input (E). The 16 outputs (Q0 to Q15) are mutually exclusive active HIGH. When LE is HIGH, the selected output is determined by the data on An. When LE goes LOW, the last data present at An are stored in the latches and the outputs remain stable. When E is LOW, the selected output, determined by the contents of the latch, is HIGH. At E HIGH, all outputs are LOW. The enable input (E) does not affect the state of the latch.
 
*Image shown is a representation only.

 

TT-ECK-3446
in stock INR 112.1
ELECTRON COMPONENT
1 1

74HC4514 - 4-to-16 line Decoder/Demultiplexer

Sku: TT-ECK-3446
₹112.1


Sold By: tenettech
Features
  • Shipping in 10-12 Working days

Description of product

74HC4514 4 to 16 line Decoder / Demultiplexer with input Latches

Features / Specification
  • Non-inverting outputs
  • Output capability: standard
  • ICC category: MSI
  • Typical propagation delay: 18 ns
  • Low quiescent power: 80 µA maximum (74HC Series)
  • Low input current: 1 µA maximum
  • Fanout of 10 LS-TTL loads (74HC Series)
General Description
The 74HC/HCT4514 are high-speed Si-gate CMOS devices and are pin compatible with “4514” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A.
 
The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs (A0 to A3), with latches, a latch enable input (LE), and an active LOW enable input (E). The 16 outputs (Q0 to Q15) are mutually exclusive active HIGH. When LE is HIGH, the selected output is determined by the data on An. When LE goes LOW, the last data present at An are stored in the latches and the outputs remain stable. When E is LOW, the selected output, determined by the contents of the latch, is HIGH. At E HIGH, all outputs are LOW. The enable input (E) does not affect the state of the latch.
 
*Image shown is a representation only.