SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" info@tenettech.com
6040c3a3cb74cf3168ba5cca DRAM 8G 1Gx8 933MHz 1.35V DDR3 IT //cdn1.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/6040c3a3cb74cf3168ba5ccc/webp/alliance_fbga_78_t.png

DDR3L SDRAM

Alliance Memory DDR3L SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8n-bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding  n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

TT-MU-913-AS4C1G8D3LA10BIN
in stock INR 9071.722
Alliance Memory
1 1

DRAM 8G 1Gx8 933MHz 1.35V DDR3 IT

Sku: TT-MU-913-AS4C1G8D3LA10BIN
₹9,071.72


Sold By: tenettech
Features
  • Shipping in 10-12 Working Days

Description of product

DDR3L SDRAM

Alliance Memory DDR3L SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8n-bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding  n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.