SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 //d2pyicwmjx3wii.cloudfront.net/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/webp/59dafe26aef6e1d20402c4c3-480x480.png" [email protected]
6068331b880dcb4cf03564e9 ARM Microcontrollers - MCU 16/32-BITS MICROS //d2pyicwmjx3wii.cloudfront.net/s/59c9e4669bd3e7c70c5f5e6c/6068331b880dcb4cf03564eb/webp/lqfp_64_t.png

STM32G4 Mixed-Signal Microcontrollers (MCUs)

STMicroelectronics STM32G4 Mixed-Signal Microcontrollers (MCUs) combines a 32-bit Arm® Cortex®-M4 core (with FPU and DSP instructions) running at 170MHz. This is also combined with 3 different hardware accelerators: ART Accelerator™, CCM-SRAM routine booster, and mathematical accelerators. A flexible interconnect matrix allows autonomous communication between peripherals and saves CPU resources and power consumption. A high degree of compatibility with the STM32F3 Series guarantees outstanding efficiency when designing derivatives of applications at different performance levels.

TT-MU-511-STM32G474RBT3
in stock INR 1347.5836
STMicroelectronics
1 1

ARM Microcontrollers - MCU 16/32-BITS MICROS

Sku: TT-MU-511-STM32G474RBT3
₹1,347.58


Sold By: tenettech
Features
  • Shipping in 10-12 Working Days

Description of product

STM32G4 Mixed-Signal Microcontrollers (MCUs)

STMicroelectronics STM32G4 Mixed-Signal Microcontrollers (MCUs) combines a 32-bit Arm® Cortex®-M4 core (with FPU and DSP instructions) running at 170MHz. This is also combined with 3 different hardware accelerators: ART Accelerator™, CCM-SRAM routine booster, and mathematical accelerators. A flexible interconnect matrix allows autonomous communication between peripherals and saves CPU resources and power consumption. A high degree of compatibility with the STM32F3 Series guarantees outstanding efficiency when designing derivatives of applications at different performance levels.