SHOP FOR
http://base-store.storehippo.com/
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. 560104 Bangalore IN
Tenettech E-Store
# 2514/U, 7th 'A' Main Road, Opp. to BBMP Swimming Pool, Hampinagar, Vijayanagar 2nd Stage. Bangalore, IN
+918023404924 https://www.tenettech.com/s/59c9e4669bd3e7c70c5f5e6c/ms.settings/5256837ccc4abf1d39000001/59dafe26aef6e1d20402c4c3-480x480.png" [email protected]
5b939fa55aed48b203b17c87 Altera MAX 10 FPGA Evaluation Kit https://www.tenettech.com/s/59c9e4669bd3e7c70c5f5e6c/ms.products/5b939fa55aed48b203b17c87/images/5b939fa55aed48b203b17c88/5b939f5c6d77b0b20491c41d/5b939f5c6d77b0b20491c41d.jpg

Description

The 10M08 evaluation board will enable a cost effective entry point to MAX 10 FPGA design. The card comes complete with Arduino header socket, which will enable a wide variety of daughter cards to be connected.

  • 10M08SAE144C8G
  • Arduino shield expansion
  • Access to 80 I/O through-holes
  • Prototype area
  • Altera MAX 10 FPGA, 10M08SAE144C8G, (or ES variant)

    • 8,000 logic elements (LE)
    • 378 kilobits (Kb) M9K memory
    • 32 – 172 (KB) user flash memory
    • One analog-to-digital (ADC) converter, 1 million samples per second (MSPS), 12-bit

    FPGA configuration circuitry

    • JTAG header for external USB-Blaster™, USB-Blaster II, or Ethernet Blaster download cable
    • Flash storage for two configuration images (factory and user)
    • Dual-image self-configuration via Programmer Object File (.pof)
    • Temporary engineering debug of FPGA design via SRAM Object File (.sof)

    On-Board clocking circuitry

    • 50 MHz oscillator connected to FPGA global clock input

    General user I/O

    • 8 analog input I/O, 14 Arduino I/O, 40 general purpose I/O
    • 5 red user-defined LEDs
    • One green LED to show power from USB cable

    Push button and DIP switches

    • One reconfiguration push button (SW2)
    • One device-wide reset of all registers, push button (SW1)
    • User DIP switch (SW3)

    Power

    • The board is powered by USB cable (from PC or wall jack)
    • One green power-on LED (D6)
    • Probe points for manual, multi-meter measurement of current to calculate
    • Power consumption (TP2 - TP5) or to verify voltages on the selected internal nodes (TP1, TP6 - TP9)

    MAX 10 FPGA Evaluation Board Block Diagram

TT-TS-050
out of stock INR 6726
FPGA
1 1
Altera MAX 10 FPGA Evaluation Kit

Altera MAX 10 FPGA Evaluation Kit

Sku: TT-TS-050
₹6,726

Sold Out

Sold By: tenettech
Features
  • Shipping in 10-12 Working days
  • http://cdn.storehippo.com/s/59c9e4669bd3e7c70c5f5e6c/ms.products/5b939fa55aed48b203b17c87/images/5b939fa55aed48b203b17c88/5b939f5c6d77b0b20491c41d/5b939f5c6d77b0b20491c41d.jpg

Description of product

Description

The 10M08 evaluation board will enable a cost effective entry point to MAX 10 FPGA design. The card comes complete with Arduino header socket, which will enable a wide variety of daughter cards to be connected.

  • 10M08SAE144C8G
  • Arduino shield expansion
  • Access to 80 I/O through-holes
  • Prototype area
  • Altera MAX 10 FPGA, 10M08SAE144C8G, (or ES variant)

    • 8,000 logic elements (LE)
    • 378 kilobits (Kb) M9K memory
    • 32 – 172 (KB) user flash memory
    • One analog-to-digital (ADC) converter, 1 million samples per second (MSPS), 12-bit

    FPGA configuration circuitry

    • JTAG header for external USB-Blaster™, USB-Blaster II, or Ethernet Blaster download cable
    • Flash storage for two configuration images (factory and user)
    • Dual-image self-configuration via Programmer Object File (.pof)
    • Temporary engineering debug of FPGA design via SRAM Object File (.sof)

    On-Board clocking circuitry

    • 50 MHz oscillator connected to FPGA global clock input

    General user I/O

    • 8 analog input I/O, 14 Arduino I/O, 40 general purpose I/O
    • 5 red user-defined LEDs
    • One green LED to show power from USB cable

    Push button and DIP switches

    • One reconfiguration push button (SW2)
    • One device-wide reset of all registers, push button (SW1)
    • User DIP switch (SW3)

    Power

    • The board is powered by USB cable (from PC or wall jack)
    • One green power-on LED (D6)
    • Probe points for manual, multi-meter measurement of current to calculate
    • Power consumption (TP2 - TP5) or to verify voltages on the selected internal nodes (TP1, TP6 - TP9)

    MAX 10 FPGA Evaluation Board Block Diagram